Encryption in TECB mode: modeling, simulation and synthesis
The growth of the Internet as a vehicle for secure communication has resulted in Data Encryption Standard DES) no longer capable of providing high-level security for data protection. Triple Data Encryption Standard (3DES) is a symmetric block cipher with 192 bits key proposed to further enhance DES...
| Main Author: | |
|---|---|
| Format: | Conference or Workshop Item |
| Language: | English |
| Published: |
2007
|
| Subjects: | |
| Online Access: | http://irep.iium.edu.my/36640/ http://irep.iium.edu.my/36640/ http://irep.iium.edu.my/36640/1/B1.pdf |
| Summary: | The growth of the Internet as a vehicle for secure communication has resulted in Data Encryption Standard DES) no longer capable of providing high-level security for data protection. Triple Data Encryption Standard (3DES)
is a symmetric block cipher with 192 bits key proposed to further enhance DES. Many applications crave for the speed of a hardware encryption implementation
while trying to preserve the flexibility and low cost of a software implementation. This project used single core module to implement encryption in Triple
DES Electronic Code Book (TECB) mode, which was modeled using hardware description language VHDL. The architecture was mapped in Altera EPF10K100EFC484-1 and EP20K200EFC672-1X for performance investigations and resulted in achieving encryption rate of 102.56 Mbps, area utilization of 2111 logic cells (25%) and a higher maximum operating frequency of 78.59MHz by implementing on the larger FPGA device EP20K200EFC672-1X. It also suggested that 3DES hardware was 2.4 times faster than its software coun-terpart. |
|---|