SCCN: a cost effective hierarchical interconnection network for network-on-chip
The structure of the interconnection networks has a crucial effect on the speed of the multi-core processor systems. Sequential computer systems with single CPU core reached their saturation, and they cannot provide high computing power to meet the new technology requirements. Therefore, many design...
| Main Authors: | N. M. Ali, Mohammed, Rahman, M.M. Hafizur, Mohd. Nor, Rizal, Tengku Sembok, Tengku Mohd |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IJACT Inc.
2016
|
| Subjects: | |
| Online Access: | http://irep.iium.edu.my/55230/ http://irep.iium.edu.my/55230/ http://irep.iium.edu.my/55230/1/IJACT_SCCN_Vol8_No5_Pub.pdf |
Similar Items
-
A high radix hierarchical interconnection network for network-on-chip
by: N.M. Ali, Mohammed, et al.
Published: (2016) -
Hierarchical Interconnection Networks for Massively Parallel Computer Systems
by: M.M. Hafizur , Rahman, et al.
Published: (2011) -
Architecture and network-on-chip implementation
of a new hierarchical interconnection network
by: Awal, Md. Rabiul, et al.
Published: (2015) -
Power analysis with variable traffic loads for next generation interconnection networks
by: Faisal, Faiz Al, et al.
Published: (2016) -
Dynamic communication performance enhancement in Hierarchical Torus Network by selection algorithm
by: Rahman, M.M. Hafizur, et al.
Published: (2010)